Hardware Description Language (HDL) 用のアドベントカレンダーです。
キーワード
- SystemVerilog
- Veryl
- Verilog
- VHDL
- Chisel
- BSV
- SystemC
- UVM
- UVVM
- OSVVM
- ASIC
- FPGA
- SoC
- Alt HDL
- HLS
- 高位合成
- EDA
20 participant
44 followers
175 likes
Hardware Description Language (HDL) 用のアドベントカレンダーです。
キーワード
You can join the calendar by selecting an available date and registering the URL of the article you wish to link to. If a slot is available, you can go back to a past date to join!
| Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
|---|---|---|---|---|---|---|
| 30 | ||||||
SVASVASVA | ||||||
FPGAを使ったDACの制作の話を書きます | ||||||
| 26 | 27 |
| Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
|---|---|---|---|---|---|---|
| 30 | ||||||
SVASVASVA | ||||||
FPGAを使ったDACの制作の話を書きます | ||||||
| 26 | 27 |
You can increase the number of series when Calendar 1 is filled with more than 10 articles.