$ analyze @rikitoro@github

posted articles:
  • HDL:63%
  • Verilog:50%
  • CPU:33%
  • SystemVerilog:29%
  • FPGA:29%
answered questions:
  • No data