$ analyze @uraLR

posted articles:
  • Verilog:100%
  • FPGA:100%
  • SystemVerilog:50%
  • VHDL:50%
answered questions:
  • No data