Verilogにおける除算では余りは切り捨てられ、整数の結果が得られる。
More than 1 year has passed since last update.
Register as a new user and use Qiita more conveniently
- You get articles that match your needs
- You can efficiently read back useful information
- You can use dark theme