LoginSignup
0
0

More than 5 years have passed since last update.

LLVM Sparc バックエンドに fcc レジスタ対応きました

Posted at

素晴らしいですね, これで浮動小数点なコードも安心して使えます!

[llvm] r202614 - [Sparc] Make floating point branch instruction formats to accept %fcc0-%fcc1 conditional registers as input.

0
0
0

Register as a new user and use Qiita more conveniently

  1. You get articles that match your needs
  2. You can efficiently read back useful information
  3. You can use dark theme
What you can do with signing up
0
0