search
search
Search
Login
Signup
search
Trend
Qiita Conference
Question
Official Event
Official Column
Organization
Edit requests of VHDL > Link > DATA:=(others=>'0'); > DATAの幅に関わらずすべてのビットに0を入れるということです
Move to the article page
See revisions
No edit requests are created.
Create a new edit request